发明授权
US5461576A Electronic design automation tool for the design of a semiconductor
integrated circuit chip
失效
电子设计自动化工具,用于设计半导体集成电路芯片
- 专利标题: Electronic design automation tool for the design of a semiconductor integrated circuit chip
- 专利标题(中): 电子设计自动化工具,用于设计半导体集成电路芯片
-
申请号: US115995申请日: 1993-09-01
-
公开(公告)号: US5461576A公开(公告)日: 1995-10-24
- 发明人: Ren-Song Tsay , Chwen-Cher Chang
- 申请人: Ren-Song Tsay , Chwen-Cher Chang
- 申请人地址: CA Sunnyvale
- 专利权人: Arcsys, Inc.
- 当前专利权人: Arcsys, Inc.
- 当前专利权人地址: CA Sunnyvale
- 主分类号: G06F17/50
- IPC分类号: G06F17/50 ; G06F19/00 ; G06F17/00
摘要:
An electronic design automation tool embodiment uses a single slack graph structure throughout a process to provide communication between a placer (performing placement) and a timing constraint generator (performing slack distribution). The tool includes a slack graph generator, a timing calculator, a timing analyzer, a timing constraint generator and a net bounding box generator. A list of net constraints and a list of complete path constraints are fed to the slack graph generator during operation. Timing calculations from the delay calculator and zero net RC delays from a clustering process in a placer also provide input to the slack graph generator. The list of net constraints, a list of pin-to-pin constraints and a set of specifications for system clocking are input to the timing analyzer. The timing constraint generator receives a composite slack graph from the timing calculator, slack graph generator and timing analyzer. A refined slack graph is output to the net timing constraint generator for mincut placement and placement on an iterative basis. The net timing constraint can be presented in many format, such as limit on net bounding box.
公开/授权文献
- USD262583S Combined heel and sole for women's shoes 公开/授权日:1982-01-12
信息查询