发明授权
- 专利标题: Fault tolerant active matrix display device
- 专利标题(中): 容错有源矩阵显示设备
-
申请号: US408183申请日: 1995-03-22
-
公开(公告)号: US5469025A公开(公告)日: 1995-11-21
- 发明人: Yuzuru Kanemori , Mikio Katayama , Kiyoshi Nakazawa , Naofumi Kondo , Masaya Okamoto , Hiroaki Kato , Kozo Yano , Katsumi Irie , Kumiko Otsu , Hiroshi Fujiki , Toshiaki Fujihara , Hideji Marumoto , Hidenori Negoto , Kazuyori Mitsumoto
- 申请人: Yuzuru Kanemori , Mikio Katayama , Kiyoshi Nakazawa , Naofumi Kondo , Masaya Okamoto , Hiroaki Kato , Kozo Yano , Katsumi Irie , Kumiko Otsu , Hiroshi Fujiki , Toshiaki Fujihara , Hideji Marumoto , Hidenori Negoto , Kazuyori Mitsumoto
- 申请人地址: JPX
- 专利权人: Sharp Kabushiki Kaisha
- 当前专利权人: Sharp Kabushiki Kaisha
- 当前专利权人地址: JPX
- 优先权: JPX2-259447 19900927; JPX2-261477 19900928; JPX3-027530 19910221; JPX3-027531 19910221
- 主分类号: G02F1/1362
- IPC分类号: G02F1/1362 ; H05B37/02
摘要:
An active matrix display device which includes a first and a second insulating substrates, a gate bus an adjacent gate bus, and a source bus arranged on the first substrate, a pixel electrode in a segment enclosed by the gate and the source buses, a switching element connected to the pixel electrode, the gate bus and the source bus, wherein the source bus comprises a projection extending toward the pixel electrode so as to be electrically disconnected therefrom, and the adjacent gate bus comprises a projection extending toward the pixel electrode, the source bus being overlaid on the adjacent gate bus projection with an insulating layer sandwiched therebetween, the adjacent gate bus projection being provided with an electroconductive member at the top thereof with an insulating layer sandwiched therebetween, the electroconductive member being electrically connected to the pixel electrode, and electrically disconnected from the source bus projection.
公开/授权文献
信息查询
IPC分类: