发明授权
- 专利标题: Method for manufacturing a stacked/trench DRAM capacitor
- 专利标题(中): 堆叠/沟槽DRAM电容器的制造方法
-
申请号: US608104申请日: 1996-02-28
-
公开(公告)号: US5585303A公开(公告)日: 1996-12-17
- 发明人: Gary Hong , J. S. Jason Jenq
- 申请人: Gary Hong , J. S. Jason Jenq
- 申请人地址: TWX Hsinchu
- 专利权人: United Microelectronics Corporation
- 当前专利权人: United Microelectronics Corporation
- 当前专利权人地址: TWX Hsinchu
- 主分类号: H01L21/8242
- IPC分类号: H01L21/8242 ; H01L27/108
摘要:
A method for manufacturing a DRAM capacitor on a substrate in which an insulator, a first barrier layer, a first conductive layer and a second barrier layer are sequentially applied over the gate electrode and source/drain areas of the substrate. Portions of the deposited layers above the source/drain areas are removed to form trenches which reach these areas. After portions of the second barrier layer and the first conductive layer are etched away, a conductive material layer is deposited thereover, an n-type dopant is doped into the conductive material layer, the dopant is diffused into the substrate to form n.sup.+ -type diffused regions, and the conductive material layer is shaped to form spaced-apart poly spacers and poly fins. Thereafter the first and the second barrier layers are removed to form a bottom plate of the DRAM capacitor which is defined by the first conductive layer, the poly spacers and the poly fins. Finally, a dielectric film is applied over the bottom plate and a further conductive layer is deposited thereover so that it forms a top plate of the DRAM capacitor. The resulting stack/trench capacitor has a larger dielectric film area and a correspondingly larger capacitance.
公开/授权文献
信息查询
IPC分类: