发明授权
US5742197A Boosting voltage level detector for a semiconductor memory device 失效
用于半导体存储器件的升压电压检测器

Boosting voltage level detector for a semiconductor memory device
摘要:
A boosting voltage level detector for a semiconductor memory device which utilizes a boosting voltage the level of which is higher than that of a power supply voltage, which includes a pull-up portion and a pull-down portion. In a preferred embodiment, the pull-up portion includes a PMOS transistor and a first NMOS transistor connected in series between the power supply voltage and an output node, and the pull-down portion includes second and third NMOS transistors connected in series between the output node and ground. The PMOS transistor has a gate electrode which is coupled to ground, and thus functions as a current source. The second NMOS transistor has a gate electrode which is coupled to a reference voltage, and thus functions as a resistor. The gate electrodes of the first and third NMOS transistors are commonly coupled to the boosting voltage. The detector further includes an inverter circuit coupled to the output node. The voltage value of the output node rises above the trip point level of the inverter in response to the boosting voltage rising above a predetermined voltage level, and the voltage value of the output node falls below the trip point level in response to the boosting voltage falling below the predetermined voltage level.
公开/授权文献
信息查询
0/0