发明授权
US5767583A Semiconductor chip I/O and power pin arrangement 失效
半导体芯片I / O和电源引脚布置

Semiconductor chip I/O and power pin arrangement
摘要:
A semiconductor device including outer pins including power pins adapted to supply a source voltage or a ground voltage, data pins adapted to input and output data and classified into a plurality of data pin groups having the same number of data pins, and output voltage pins adapted to supply output voltages of data pins of the data pin groups respectively associated therewith, wherein each of the output voltage pins is arranged between a pair of sub-groups constituting one of the data pin groups associated therewith, thereby capable of minimizing a resistance generated between each output voltage pin and each of data pins driven by the output voltage pin and achieving an improvement in data output characteristic.
公开/授权文献
信息查询
0/0