发明授权
US5784711A Data cache prefetching under control of instruction cache 失效
数据缓存在指令缓存控制下预取

Data cache prefetching under control of instruction cache
摘要:
A data prefetching arrangement for use between a computer processor and a main memory. The addresses of data to be prefetched are calculated by decoding instructions which have been prefetched by decoding prefetched instructions, the instructions having been in accordance with an intelligent prefetching scheme. The processor registers have two sections for respective access by the processor and a prefetch controller. The instruction registers may also contain an additional counter field which indicates the number of instruction cycles which must be executed before the register may be reliably utilized for prefetching data.
公开/授权文献
信息查询
0/0