Invention Grant
US5786703A Method and device for testing of an integrated circuit 失效
用于集成电路测试的方法和装置

Method and device for testing of an integrated circuit
Abstract:
A method for testing an integrated circuit that has a testing portion for testing the circuit card and/or other circuits connected to the integrated circuit after the integrated circuit has been assembled onto the circuit card, inputs for controlling the testing portion, and test structures for testing the internal operations of the integrated circuit. To keep the number of the inputs to the circuit low, a test mode is defined for the testing portion, in which test mode one of the inputs of the testing portion is connected to the test structures for the internal operations of the integrated circuit, and when the internal operations of the integrated circuit are tested, the testing portion is set in the test mode, whereupon the internal test structures of the integrated circuit can be controlled from the input of the testing portion.
Public/Granted literature
Information query
Patent Agency Ranking
0/0