发明授权
- 专利标题: Process for the fabrication of semiconductor devices having various buried regions
- 专利标题(中): 具有各种埋置区域的半导体器件的制造方法
-
申请号: US854584申请日: 1997-05-12
-
公开(公告)号: US5789288A公开(公告)日: 1998-08-04
- 发明人: Michele Palmieri , Paola Galbiati , Lodovica Vecchi
- 申请人: Michele Palmieri , Paola Galbiati , Lodovica Vecchi
- 申请人地址: ITX Agrate Brianza
- 专利权人: SGS-Thomson Microelectronics S.r.l.
- 当前专利权人: SGS-Thomson Microelectronics S.r.l.
- 当前专利权人地址: ITX Agrate Brianza
- 主分类号: H01L21/265
- IPC分类号: H01L21/265 ; H01L21/266 ; H01L21/74 ; H01L21/8249
摘要:
A process for doping a P-type substrate (50) by forming a layer (52) of silicon nitride, implanting N-type impurities through this layer (FIG. 7), forming a resist mask (54) which leaves at least one area of the substrate (FIG. 8) containing a part of the nitride layer exposed, implanting N-type impurities first with an insufficient energy and then with a sufficient energy to traverse the nitride layer, subjecting (FIG. 9) the substrate to a high temperature treatment in an oxidizing environment to form silicon dioxide pads (55) on the areas of the substrate not covered by the nitride layer, removing the nitride layer and performing an implantation of P-type impurities into the areas delimited by the pads. The process then continues with the removal of the pads and, in the conventional manner, with the formation of an epitaxial layer and selective doping of this to form P-type and N-type regions in it. The process described allows the production of integrated devices with an additional buried layer while utilizing one fewer mask than conventional processes.
公开/授权文献
信息查询
IPC分类: