发明授权
- 专利标题: Apparatus and method for performing branch target address calculation and branch prediciton in parallel in an information handling system
- 专利标题(中): 在信息处理系统中并行执行分支目标地址计算和分支预测的装置和方法
-
申请号: US754377申请日: 1996-11-21
-
公开(公告)号: US5796998A公开(公告)日: 1998-08-18
- 发明人: David Stephen Levitan , John S. Muhich , Adam R. Talcott , Steven W. White
- 申请人: David Stephen Levitan , John S. Muhich , Adam R. Talcott , Steven W. White
- 申请人地址: NY Armonk
- 专利权人: International Business Machines Corporation
- 当前专利权人: International Business Machines Corporation
- 当前专利权人地址: NY Armonk
- 主分类号: G06F9/38
- IPC分类号: G06F9/38 ; G06F9/32
摘要:
An apparatus and method for fetching instructions in an information handling system operating at a predetermined number of cycles per second includes an instruction cache for storing instructions to be fetched. Branch target calculators are operably coupled to instruction queues and to a fetch address selector for determining, in parallel, if instructions in the instruction queues are branch instructions and for providing, in parallel, a target address for each of the instruction queues to the fetch address selector such that the fetch address selector can provide the instruction cache with one of the plurality of target addresses as the next fetch address. Decoding of instructions, calculating the target addresses of branch instructions, and resolving branch instructions are performed in parallel instead of sequentially and, in this manner, back-to-back taken branches can be executed at a rate of one per cycle.
公开/授权文献
信息查询