- 专利标题: Multiplication of storage capacitance in memory cells by using the Miller effect
-
申请号: US879908申请日: 1997-06-20
-
公开(公告)号: US5835403A公开(公告)日: 1998-11-10
- 发明人: Leonard Forbes
- 申请人: Leonard Forbes
- 申请人地址: ID Boise
- 专利权人: Micron Technology, Inc.
- 当前专利权人: Micron Technology, Inc.
- 当前专利权人地址: ID Boise
- 主分类号: G11C11/404
- IPC分类号: G11C11/404 ; G11C11/24
摘要:
A memory cell for a dynamic random access memory includes a storage transistor that is connected for operation as an amplifier, the drain-to-gate capacitance of the storage transistor functioning as the storage capacitance for the memory cell. An access transistor is interposed between a bit line and the input of the amplifier, for coupling the amplifier to the bit line during write and read operations for the memory cell. During memory cell read operations, the storage capacitance is effectively multiplied by 1+Av, where Av is the gain of the amplifier, providing Miller-effect amplification of the storage capacitance.
公开/授权文献
信息查询
IPC分类: