发明授权
US5845151A System using descriptor and having hardware state machine coupled to DMA
for implementing peripheral device bus mastering via USB controller or
IrDA controller
失效
系统使用描述符,并具有耦合到DMA的硬件状态机,用于通过USB控制器或IrDA控制器实现外围设备总线主控
- 专利标题: System using descriptor and having hardware state machine coupled to DMA for implementing peripheral device bus mastering via USB controller or IrDA controller
- 专利标题(中): 系统使用描述符,并具有耦合到DMA的硬件状态机,用于通过USB控制器或IrDA控制器实现外围设备总线主控
-
申请号: US627992申请日: 1996-04-08
-
公开(公告)号: US5845151A公开(公告)日: 1998-12-01
- 发明人: Franklyn H. Story , David R. Evoy , Peter Chambers , Lonnie Goff
- 申请人: Franklyn H. Story , David R. Evoy , Peter Chambers , Lonnie Goff
- 申请人地址: CA San Jose
- 专利权人: VLSI Technology, Inc.
- 当前专利权人: VLSI Technology, Inc.
- 当前专利权人地址: CA San Jose
- 主分类号: G06F13/28
- IPC分类号: G06F13/28 ; G06F13/00
摘要:
The present invention is a desktop personal computer (PC) system having peripheral device bus mastering. The system has a Direct Memory Access (DMA) controller for transferring data to and from the memory of the desktop PC system. A hardware state machine is used for programming the DMA controller, generating and sending command signals, and receiving completion status after the transfer of data is complete. A bus controller is used for implementing a memory data transfer request from the DMA controller means and said hardware state machine means. A device controller, either a Universal Serial Bus (USB) controller or an Infrared Data Association (IrDA) controller, is used for receiving and responding to the command signals from the hardware state machine means, transferring data to and from the DMA controller means, and generating and returning a completion status to the hardware state machine means after the transfer of data is complete.
公开/授权文献
- US5143873A Process for activation or regeneration of nickel catalyst 公开/授权日:1992-09-01
信息查询