发明授权
- 专利标题: Semiconductor memory device
- 专利标题(中): 半导体存储器件
-
申请号: US824737申请日: 1997-03-26
-
公开(公告)号: US5848011A公开(公告)日: 1998-12-08
- 发明人: Kazuyoshi Muraoka , Masaru Koyanagi , Yoshiaki Takeuchi
- 申请人: Kazuyoshi Muraoka , Masaru Koyanagi , Yoshiaki Takeuchi
- 申请人地址: JPX Kawasaki
- 专利权人: Kabushiki Kaisha Toshiba
- 当前专利权人: Kabushiki Kaisha Toshiba
- 当前专利权人地址: JPX Kawasaki
- 优先权: JPX4-246820 19920916
- 主分类号: G11C11/419
- IPC分类号: G11C11/419 ; G11C7/06 ; G11C7/12 ; G11C11/401 ; G11C11/409 ; G11C7/00
摘要:
A semiconductor memory device including a memory cell array, bit lines, and sense amplifier groups. The memory cell array is composed of a plurality of memory cells arranged roughly in a matrix pattern. A plurality of the memory cells arranged in a row are activated in response to a row address decode signal. A pair of the bit lines are provided for each column. The data of the corresponding activated memory cells are transmitted to the bit line pair. Each of the sense amplifier groups has n-units of sense amplifiers each connected to the bit line pair, to sense and amplify data read to the bit line pair connected thereto. The respective reference potential terminals of the sense amplifiers of each of the sense amplifier groups are connected to a single common node which can be connected to a reference potential via a sense amplifier activating transistor turned on in response to a row address signal. The sense amplifiers can be operated at high speed, while preventing erroneous operation, because the wiring resistances and the parasitic capacitances of the common source node of the sense amplifiers can be reduced.
公开/授权文献
- US4156381A Expansion dowel 公开/授权日:1979-05-29
信息查询
IPC分类: