- 专利标题: Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
-
申请号: US672621申请日: 1996-06-28
-
公开(公告)号: US5860017A公开(公告)日: 1999-01-12
- 发明人: Harshvardhan P. Sharangpani , Gary N. Hammond , Hans J. Mulder , Judge K. Arora
- 申请人: Harshvardhan P. Sharangpani , Gary N. Hammond , Hans J. Mulder , Judge K. Arora
- 申请人地址: CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: CA Santa Clara
- 主分类号: G06F9/38
- IPC分类号: G06F9/38 ; G06F9/00
摘要:
A microprocessor for efficient processing of instructions in a program flow including a conditional program flow control instruction, such as a branch instruction. The conditional program flow control instruction targets a first code section to be processed if the condition is resolved to be met, and a second code section to be processed if the condition is resolved to be not met. A fetch unit fetches instructions to be processed and branch prediction logic coupled to the fetch unit predicts the resolution of the condition. The branch prediction logic of the invention also determines whether resolution of the condition is unlikely to be predicted accurately. Stream management logic responsive to the branch prediction logic directs speculative processing of instructions from both the first and second code sections prior to resolution of the condition if resolution of the condition is unlikely to be predicted accurately. Results of properly executed instructions are then committed to architectural state in program order. In this manner, the invention reduces the performance penalty related to mispredictions.
公开/授权文献
- USD340682S Tire 公开/授权日:1993-10-26
信息查询