发明授权
US5920211A Fully digital clock synthesizer 失效
全数字时钟合成器

Fully digital clock synthesizer
摘要:
A fully digital clock multiplier capable of generating any N/M multiple of an input clock frequency with a precise duty cycle is provided. The input clock signal is divided by M to create a divided clock signal. The propagation of the input clock signal along a delay cell string during a half cycle of the divided clock signal is then measured. The measured propagation is then scaled by a factor N to select an appropriate delay cell string length within a ring oscillator for generating an output signal.
公开/授权文献
信息查询
0/0