发明授权
US5945841A Block segmentation of configuration lines for fault tolerant programmable logic device 失效
用于容错可编程逻辑器件的配置线的块分割

Block segmentation of configuration lines for fault tolerant
programmable logic device
摘要:
A programmable logic device (PLD) including a plurality of programmable tiles organized in blocks. Each block comprises a unique subset of the plurality of programmable tiles. A data bus extends to each of the blocks. An independent address circuit is provided within each block. A block select line is coupled to each block such that when the block select is line is asserted the address circuit of a selected block is capable of transferring data from the data bus to the plurality of programmable tiles and when the block enable line is deasserted the data bus is substantially electrically isolated from the address circuit and data bus.
信息查询
0/0