Invention Grant
US6014728A Organization of an integrated cache unit for flexible usage in supporting multiprocessor operations 失效
集成缓存单元的组织,用于支持多处理器操作

Organization of an integrated cache unit for flexible usage in
supporting multiprocessor operations
Abstract:
A computer system having a cache memory subsystem which allows flexible setting of caching policies on a page basis and a line basis. A cache block status field is provided for each cache block to indicate the cache block's state, such as shared or exclusive. The cache block status field controls whether the cache control unit operates in a write-through write mode or in a copy-back write mode when a write hit access to the block occurs. The cache block status field may be updated by either a TLB write policy field contained within a translation look-aside buffer entry which corresponds to the page of the access, or by a second input independent of the TLB entry which may be provided from the system on a line basis.
Public/Granted literature
Information query
Patent Agency Ranking
0/0