A voltage level converter circuit having an input section and a driver section. A gate of a driver field effect transistor that is connected to an output terminal is directly driven by an input side field effect transistor that has a gate connected to an input terminal so as to allow the level converter circuit to exhibit high speed logic level conversion operations. The input section includes two series connections of transistors that are variously connected between converted voltages and original voltages.