A protection circuit for a power supply line in a semiconductor device, comprising first and second field-effect transistors, both transistors having their respective drain terminals connected to the power supply line. The gate source terminals of the first transistor are connected to ground through first and second resistors, respectively. The gate and source terminals of the second transistor are connected to the source terminal of the first transistor and to ground, respectively.