发明授权
- 专利标题: Depletion free polysilicon gate electrodes
- 专利标题(中): 无耗多晶硅栅电极
-
申请号: US434340申请日: 1999-11-05
-
公开(公告)号: US6090651A公开(公告)日: 2000-07-18
- 发明人: Helmut Puchner , Sheldon Aronowitz , Gary K. Giust
- 申请人: Helmut Puchner , Sheldon Aronowitz , Gary K. Giust
- 申请人地址: CA Milpitas
- 专利权人: LSI Logic Corporation
- 当前专利权人: LSI Logic Corporation
- 当前专利权人地址: CA Milpitas
- 主分类号: H01L21/8238
- IPC分类号: H01L21/8238
摘要:
A method of forming a supersaturated layer on a semiconductor device, where an initial phase layer is deposited on the semiconductor device. The initial phase layer has a solid phase dopant saturation level and a liquid phase dopant saturation level, where the liquid phase dopant saturation level is greater than the solid phase dopant saturation level. A concentration of a dopant is impregnated within the initial phase layers, where the concentration of the dopant is greater than the solid phase dopant saturation level and no more than about the liquid phase dopant saturation level. The initial phase layer is annealed, without appreciably heating the semiconductor device, using an amount of energy that is high enough to liquefy the initial phase layer over a melt duration. This dissolves the dopant in the liquefied initial phase layer. The amount of energy is low enough to not appreciably gasify or ablate the initial phase layer. The liquefied initial phase layer is cooled to freeze the dissolved dopant in a supersaturated, electrically activated concentration, thereby forming the supersaturated layer. An initial phase layer of either polysilicon or amorphous silicon may be deposited over a CMOS device. After laser annealing the initial phase layer with a melt duration of no more than about 100 nanoseconds, it is transformed into a doped polysilicon gate electrode that can be patterned and further processed.
公开/授权文献
- US5612770A Developing device with partition member of varying length 公开/授权日:1997-03-18
信息查询
IPC分类: