发明授权
US6094086A High drive CMOS output buffer with fast and slow speed controls 失效
高驱动CMOS输出缓冲器,具有快速和慢速的速度控制

High drive CMOS output buffer with fast and slow speed controls
摘要:
An output buffer is provided which receives an input signal and drives an output terminal. The output buffer has a first driver and a second driver for driving the output terminal to a voltage level corresponding to a logic value of the input signal. The second driver has a greater (current) driving capacity than the first driver. The output buffer also has control circuitry which detects a transition in the logic value of the input signal. In response, the control circuitry generates a particular pulse aligned with the input signal logic value transition having a particular constant voltage level for a predetermined time period. Furthermore, the control circuitry delays the second circuit from driving the output terminal to a complementary voltage level corresponding to the logic value to which the input signal transitions during the predetermined time period.
公开/授权文献
信息查询
0/0