发明授权
US6094089A Current limiting receiver with impedance/load matching for a powered down receiver chip 失效
限流接收器,具有阻抗/负载匹配功率的接收芯片

Current limiting receiver with impedance/load matching for a powered
down receiver chip
摘要:
The inventive mechanism prevents current flow from the drain to the source and substrate, in a power off condition of a p-type FET. The current flow from the drain to the substrate is prevented by raising the voltage required to turn on the diodes that are formed when the power is off. This is accomplished by having the substrate gate connected to a series of diodes formed from other pFET devices. The combined threshold voltage of the series exceeds a voltage associated with the current. The current flow from the drain to the source is prevented by pinching off the channel of the pFET during a power off condition. Since a high signal is required to turn off a pFET device and the power to the pFET is off, an off chip voltage associated with the current is used to turn off the pFET. A current sink FET is used to prevent reflections by supplying the proper impedance to receive the off chip signal associated with the current.
公开/授权文献
信息查询
0/0