发明授权
- 专利标题: Clock matching apparatus for a data reproduction system
- 专利标题(中): 用于数据再现系统的时钟匹配装置
-
申请号: US409538申请日: 1999-09-30
-
公开(公告)号: US6151282A公开(公告)日: 2000-11-21
- 发明人: Kenichi Hamada , Satoshi Furuta , Masakazu Taguchi , Toru Fujiwara
- 申请人: Kenichi Hamada , Satoshi Furuta , Masakazu Taguchi , Toru Fujiwara
- 申请人地址: JPX Kawasaki
- 专利权人: Fujitsu Limited
- 当前专利权人: Fujitsu Limited
- 当前专利权人地址: JPX Kawasaki
- 优先权: JPX11-039113 19990217
- 主分类号: G11B20/14
- IPC分类号: G11B20/14 ; G11B5/09 ; G11B7/00 ; G11B7/005 ; G11B11/10 ; G11B20/10
摘要:
A clock matching apparatus for a data reproduction system includes a phase error detection unit which detects a phase error of a clock signal based on samples of a readout signal output by a sampler of the data reconstruction system. A phase-locked loop supplies a phase-matched clock signal to the sampler by compensating for the phase error detected by the phase error detection unit. The phase error detection unit includes an edge detection unit which detects a sampling instant for an edge sample among the samples of the readout signal. A difference unit generates a difference in timing phase between the edge sample and a sync level, the sync level being a reference signal level corresponding to a level of the readout signal at the sampling instants thereof and defined based on a partial-response waveform, the difference in the timing phase being output to the phase-locked loop as the detected phase error.
公开/授权文献
信息查询
IPC分类: