发明授权
US06175318B1 Device for encoding/decoding n-bit source words into corresponding m-bit channel words, and vice versa
失效
将n位源字编码/解码为相应的m位通道字的装置,反之亦然
- 专利标题: Device for encoding/decoding n-bit source words into corresponding m-bit channel words, and vice versa
- 专利标题(中): 将n位源字编码/解码为相应的m位通道字的装置,反之亦然
-
申请号: US09217427申请日: 1998-12-21
-
公开(公告)号: US06175318B1公开(公告)日: 2001-01-16
- 发明人: Josephus A. H. M. Kahlman , Toshiyuki Nakagawa , Yoshihide Shimpuku , Tatsuya Narahara , Kousuke Nakamura
- 申请人: Josephus A. H. M. Kahlman , Toshiyuki Nakagawa , Yoshihide Shimpuku , Tatsuya Narahara , Kousuke Nakamura
- 优先权: EP97204050 19971222; EP98200402 19980210
- 主分类号: H03M700
- IPC分类号: H03M700
摘要:
An encoder for encoding a stream of data bits of a binary source signal into a stream of data bits of a binary channel signal, the bitstream of the source signal being divided into smaller n-bit source words (x1, x2) which are converted by a logic circuit converter in the encoder into corresponding m-bit channel words, (y1, y2, y3). The conversion of each n-bit source word is parity preserving (see Table I and FIG. 1). The relations hold that m>n≧1, p≧1, and p can vary. Preferably, m=n+1. In order to comply with (d, k) runlength requirements, certain blocks of 2-bit source words are encoded into particular blocks of 3-bit channel words. A decoder is also disclosed for decoding a channel signal produced by the encoder.