• 专利标题: Using epitaxially grown wells for reducing junction capacitances
  • 申请号: US08998257
    申请日: 1997-12-29
  • 公开(公告)号: US06249025B1
    公开(公告)日: 2001-06-19
  • 发明人: Sunit Tyagi
  • 申请人: Sunit Tyagi
  • 主分类号: H01L2976
  • IPC分类号: H01L2976
Using epitaxially grown wells for reducing junction capacitances
摘要:
The present invention is a semiconductor device having and a method for forming wells by growing an epitaxial silicon layer wherein the epitaxial silicon layer has at least three silicon sublayers. The first sublayer is highly doped, the second sublayer is less doped, and the third sublayer is also highly doped. The use of the epitaxially grown wells allows for the placement of high dopant concentrations in regions of the well where electrical isolation is an issue and the placement of lower doped concentrations in regions of the well where electrical isolation is not as great an issue in order to help reduce the problem of parasitic capacitance.
信息查询
0/0