发明授权
US06367005B1 System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch
失效
用于在状态保存上下文切换期间同步寄存器堆栈引擎(RSE)和备份存储器映像与处理器执行指令的系统和方法
- 专利标题: System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch
- 专利标题(中): 用于在状态保存上下文切换期间同步寄存器堆栈引擎(RSE)和备份存储器映像与处理器执行指令的系统和方法
-
申请号: US09677617申请日: 2000-10-02
-
公开(公告)号: US06367005B1公开(公告)日: 2002-04-02
- 发明人: Achmed Rumi Zahir , Jonathan K. Ross
- 申请人: Achmed Rumi Zahir , Jonathan K. Ross
- 主分类号: G06F948
- IPC分类号: G06F948
摘要:
A computer implemented method in a processor to perform a backing store switch from a first context (source context) to a second context (target context) is provided whereby the backing store memory image and RSE will be synchronized with the processor's execution of instructions. The processor includes a register stack (RS) device that includes a portion allocated for dirty registers. The portion is defined by first and second physical register numbers. The processor further includes a register stack engine (RSE) to exchange information in one of an instruction execution dependent and independent modes between a storage area and the RS. The processor further includes a FLUSHRS state machine to notify the RSE to store dirty register in the RS to a backing store located in a memory.