- 专利标题: Fault resilient/fault tolerant computing
-
申请号: US09925487申请日: 2001-08-10
-
公开(公告)号: US06473869B2公开(公告)日: 2002-10-29
- 发明人: Thomas D. Bissett , Paul A. Leveille , Erik Muench
- 申请人: Thomas D. Bissett , Paul A. Leveille , Erik Muench
- 主分类号: G06F1100
- IPC分类号: G06F1100
摘要:
A fault tolerant/fault resilient computer system includes at least two compute elements connected to at least one controller. Each compute element has clocks that operate asynchronously to clocks of the other compute elements. The compute elements operate in a first mode in which the compute elements each execute a first stream of instructions in emulated clock lockstep, and in a second mode in which the compute elements each execute a second stream of instructions in instruction lockstep. Each compute element may be a multi-processor compute element.
公开/授权文献
- US20020026604A1 Fault resilient/fault tolerant computing 公开/授权日:2002-02-28
信息查询