A test simulation circuit includes a simulated read/write head with a magnet shield and a magnetoresistive sensor exposed at a lapped surface. The test simulation circuit also includes first and second electrical test path connected respectively to the magnet shield and the magnetoresistive sensor. The second electrical test path is electrically isolated from the first electrical test path.