- 专利标题: Input circuit with non-delayed time blanking
-
申请号: US09894187申请日: 2001-06-27
-
公开(公告)号: US06552570B2公开(公告)日: 2003-04-22
- 发明人: Gregory F. Taylor , Chi-Yeu Chao
- 申请人: Gregory F. Taylor , Chi-Yeu Chao
- 主分类号: H03K3356
- IPC分类号: H03K3356
摘要:
An input circuit that receives an input signal and generates an output signal as a function of the input signal includes a latching circuit and a time blanking circuit. The latching circuit detects a transition of the input signal and causes a corresponding transition of the output signal. The time blanking circuit prevents the output signal from transitioning again for a predetermined period. This period begins with essentially no delay from the transition of the output signal, which can reduce the input circuit's sensitivity to high frequency noise that may be present on transitions of the input signal.
公开/授权文献
- US20030001617A1 Input circuit with non-delayed time blanking 公开/授权日:2003-01-02
信息查询