发明授权
US06658551B1 Method and apparatus for identifying splittable packets in a multithreaded VLIW processor
有权
用于在多线程VLIW处理器中识别可分页分组的方法和装置
- 专利标题: Method and apparatus for identifying splittable packets in a multithreaded VLIW processor
- 专利标题(中): 用于在多线程VLIW处理器中识别可分页分组的方法和装置
-
申请号: US09538757申请日: 2000-03-30
-
公开(公告)号: US06658551B1公开(公告)日: 2003-12-02
- 发明人: Alan David Berenbaum , Nevin Heintze , Tor E. Jeremiassen , Stefanos Kaxiras
- 申请人: Alan David Berenbaum , Nevin Heintze , Tor E. Jeremiassen , Stefanos Kaxiras
- 主分类号: G06F900
- IPC分类号: G06F900
摘要:
A method and apparatus are disclosed for allocating functional units in a multithreaded very large instruction word (VLIW) processor. The present invention combines the techniques of conventional very long instruction word (VLIW) architectures and conventional multithreaded architectures to reduce execution time within an individual program, as well as across a workload. The present invention utilizes instruction packet splitting to recover some efficiency lost with conventional multithreaded architectures. Instruction packet splitting allows an instruction bundle to be partially issued in one cycle, with the remainder of the bundle issued during a subsequent cycle. There are times, however, when instruction packets cannot be split without violating the semantics of the instruction packet assembled by the compiler. A packet split identification bit is disclosed that allows hardware to efficiently determine when it is permissible to split an instruction packet. The split bit informs the hardware when splitting is prohibited. The allocation hardware assigns as many instructions from each packet as will fit on the available functional units, rather than allocating all instructions in an instruction packet at one time, provided the split bit has not been set. Those instructions that cannot be allocated to a functional units are retained in a ready-to-run register. On subsequent cycles, instruction packets in which all instructions have been issued to functional units are updated from their thread's instruction stream, while instruction packets with instructions that have been held are retained. The functional unit allocation logic can then assign instructions from the newly-loaded instruction packets as well as instructions that were not issued from the retained instruction packets.
信息查询