A phase lock loop circuit includes operation means (CPU) 15 for previously calculating divider control data 11 to obtain a division number corresponding to an output frequency, and a divider switching memory circuit 2 for writing the divider control data 11 and reading a division value 10 every time an output 9 of a variable divider 1 is generated, thereby controlling the variable divider 1.