Invention Grant
US06724681B2 Asynchronously-resettable decoder with redundancy 有权
具有冗余的异步可复位解码器

Asynchronously-resettable decoder with redundancy
Abstract:
A decoder providing asynchronous reset, redundancy, or both an asynchronously-resettable decoder with redundancy. The decoder has a synchronous portion, responsive to a clocked signal; an asynchronous portion coupled with an asynchronous circuit; a feedback-resetting portion, which substantially isolates the synchronous portion from the asynchronous portion coupled with, and interposed between the synchronous portion in response to a asynchronous reset signal; a signal input; a first memory output coupled with a first memory cell group; a second memory output coupled with a second memory cell group; and a selector coupled between the signal input, the first memory output, and the second memory output. This decoder can be memory row-oriented, and thus provide an asynchronously-resettable row decoder with row redundancy, or an asynchronously-resettable column decoder with column redundancy.
Public/Granted literature
Information query
Patent Agency Ranking
0/0