发明授权
- 专利标题: First level cache parity error inject
- 专利标题(中): 第一级缓存奇偶校验错误注入
-
申请号: US09727610申请日: 2000-12-01
-
公开(公告)号: US06751756B1公开(公告)日: 2004-06-15
- 发明人: Thomas D. Hartnett , John Steven Kuslak , Douglas A. Fuller
- 申请人: Thomas D. Hartnett , John Steven Kuslak , Douglas A. Fuller
- 主分类号: G06F1100
- IPC分类号: G06F1100
摘要:
A system and method for selectively injecting parity errors into instructions of a data processing system when the instructions are copied from a read buffer to a first level cache. The parity errors are selectively injected according to programmable indicators, each programmable indicator being associated with one or more instructions stored in the read buffer. The error-injection system also includes programmable operating modes whereby error injection will occur during, for example, every copy back from the read buffer to the first level cache, or alternatively, during only a selected copy back sequence. The system allows for comprehensive testing of error detection and recovery logic in an instruction processor, and further allows for comprehensive testing of the logic associated with performing a data re-fetch from a second level cache or storage device.
信息查询