发明授权
US06768365B2 Low power reduced voltage swing latch 失效
低功耗降压摆动锁存器

Low power reduced voltage swing latch
摘要:
An improved clocking circuit is provided for generating a half swing clock. Previous circuit operations required an additional supply voltage rail (Vdd/2), but the preferred embodiment exploits charge sharing to generate a half swing clock with less power and without the additional supply voltage rail. To drive clock nodes to Vdd/2, a shunt transistor is opened, and the fully charged clock node shares its charge with the fully discharged clock node. When capacitances have been properly matched, both nodes will settle at Vdd/2.
公开/授权文献
信息查询
0/0