Invention Grant
US06774024B2 Semiconductor integrated circuit device having multilevel interconnection 有权
具有多层互连的半导体集成电路器件

Semiconductor integrated circuit device having multilevel interconnection
Abstract:
One via contact through which upper and lower interconnections of a multilevel interconnection are connected to each other is provided when the width or volume of the lower interconnection is not larger than a given value. A plurality of via contacts are arranged at regular intervals, each of which is not larger than a given value, in an effective diffusion region of voids included in the lower interconnection, when the width or volume of the lower interconnection exceeds a given value.
Information query
Patent Agency Ranking
0/0