发明授权
US06798236B2 Output buffer circuit with power supply voltages different from a power supply voltage applied to an internal circuit 失效
输出缓冲电路,其电源电压不同于施加到内部电路的电源电压

  • 专利标题: Output buffer circuit with power supply voltages different from a power supply voltage applied to an internal circuit
  • 专利标题(中): 输出缓冲电路,其电源电压不同于施加到内部电路的电源电压
  • 申请号: US10271799
    申请日: 2002-10-17
  • 公开(公告)号: US06798236B2
    公开(公告)日: 2004-09-28
  • 发明人: Tadayuki ShimizuTakafumi TakatsukaMasaki Tsukude
  • 申请人: Tadayuki ShimizuTakafumi TakatsukaMasaki Tsukude
  • 优先权: JP2002-110784 20020412
  • 主分类号: H03K19003
  • IPC分类号: H03K19003
Output buffer circuit with power supply voltages different from a power supply voltage applied to an internal circuit
摘要:
A semiconductor integrated circuit which is supplied with a first power supply voltage and a second power supply voltage from outside so as to operate incorporated circuits, and outputs data at an output terminal, includes an internal circuit that carries out a predetermined function for an input signal, an output circuit which includes a first circuit for converting the signal from the internal circuit into an output signal and a second circuit containing a final stage buffer circuit which outputs, depending on the signal from the first circuit, data to the output terminal; and a switching circuit that switches a power supply voltage supplied to the second circuit, to either the first power supply voltage or the second power supply voltage. A voltage obtained by decreasing the first power supply voltage is supplied to the internal circuit. The first power supply voltage is supplied to the first circuit.
公开/授权文献
信息查询
0/0