Invention Grant
US06831479B2 Circuit for reducing pin count of a semiconductor chip and method for configuring the chip 有权
用于减少半导体芯片的引脚数的电路和用于配置芯片的方法

  • Patent Title: Circuit for reducing pin count of a semiconductor chip and method for configuring the chip
  • Patent Title (中): 用于减少半导体芯片的引脚数的电路和用于配置芯片的方法
  • Application No.: US10287527
    Application Date: 2002-11-05
  • Publication No.: US06831479B2
    Publication Date: 2004-12-14
  • Inventor: William Lo
  • Applicant: William Lo
  • Main IPC: H03K19173
  • IPC: H03K19173
Circuit for reducing pin count of a semiconductor chip and method for configuring the chip
Abstract:
A circuit that reduces external terminal count of a semiconductor chip, such as a communications chip or other type of chip that requires the generation of configuration codes, by reducing the number of external input terminals required for generating the configuration data. The circuit includes multiplexers, each of which selects output data or configuration data, and includes an output in communication with a respective external output terminal of the chip. A selector is connectable between a selected one of the external output terminals and an external input terminal in communication with a memory to serially input configuration data on that output terminal to the memory to configure the chip. Thus, configuration codes are generated for the chip using a reduced number of external input terminals, thereby reducing the overall external terminal count of the chip. The circuit and chip may be embodied on a network or Ethernet card.
Information query
Patent Agency Ranking
0/0