Invention Grant
US06876318B2 Method for increasing rate at which a comparator in a metastable condition transitions to a steady state 失效
用于提高亚稳态中的比较器转变到稳定状态的速率的方法

Method for increasing rate at which a comparator in a metastable condition transitions to a steady state
Abstract:
A method for reducing bit errors in an analog to digital converter having an array of comparators. The outputs of first and second comparators are received as in inputs to an Exclusive OR gate. The first and second comparators are separated in the array by a third comparator. The output of the Exclusive OR gate is used to determine if the third comparator is in a metastable condition. If the third comparator is in a metastable condition, the bias current of the latch circuit of the third comparator is increased to increase the rate at which the third comparator transitions to a steady state.
Information query
Patent Agency Ranking
0/0