Invention Grant
- Patent Title: Non-volatile semiconductor memory device and electric device with the same
- Patent Title (中): 非易失性半导体存储器件和电器件相同
-
Application No.: US10856851Application Date: 2004-06-01
-
Publication No.: US06982904B2Publication Date: 2006-01-03
- Inventor: Hitoshi Shiga
- Applicant: Hitoshi Shiga
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
- Priority: JP2004-002041 20040107
- Main IPC: G11C16/06
- IPC: G11C16/06

Abstract:
A non-volatile semiconductor memory device includes: a cell array having electrically rewritable and non-volatile memory cells arranged therein; and a sense amplifier circuit configured to detect voltage change of a bit line in the cell array, thereby reading data of a selected memory cell coupled to the bit line, wherein the sense amplifier circuit is controlled to read data at plural timings within a period in which the bit line voltage is changing in correspondence with the selected memory cell, and compare data read out by successive two data read operations with each other so as to judge a threshold margin of the selected memory cell.
Public/Granted literature
- US20050146959A1 Non-volatile semiconductor memory device and electric device with the same Public/Granted day:2005-07-07
Information query