In some embodiments, of the present invention, data are written to a plurality of nonvolatile memory cells (Q0, Q15) as follows. A data writing signal is supplied to one of the memory cells (Q0) but not to both of the memory cells. Then data writing signals are supplied to both of the memory cells simultaneously.