发明授权
- 专利标题: Multiple voltage level detection circuit
- 专利标题(中): 多电压电平检测电路
-
申请号: US10776778申请日: 2004-02-11
-
公开(公告)号: US06992489B2公开(公告)日: 2006-01-31
- 发明人: Dipankar Bhattacharya , John Christopher Kriz , Joseph E. Simko
- 申请人: Dipankar Bhattacharya , John Christopher Kriz , Joseph E. Simko
- 申请人地址: US PA Allentown
- 专利权人: Agere Systems Inc.
- 当前专利权人: Agere Systems Inc.
- 当前专利权人地址: US PA Allentown
- 主分类号: G01R19/26
- IPC分类号: G01R19/26 ; G01R19/257
摘要:
A circuit configurable for indicating a voltage level of an input signal applied to the circuit includes at least one transistor having a first terminal connected to a first voltage supply, a second terminal configured for receiving the input signal, and a third terminal operatively coupled to an output of the circuit. The circuit further includes a passive load connected between the third terminal of the transistor and a second voltage supply. The circuit is configured to generate an output signal at the output of the circuit. The output signal being at a first value indicates that the input signal is substantially at a first voltage level, and the output signal being at a second value indicates that the input signal is substantially at a second voltage level.
公开/授权文献
- US20050174125A1 Multiple voltage level detection circuit 公开/授权日:2005-08-11
信息查询