Invention Grant
- Patent Title: Transceiver with latency alignment circuitry
-
Application No.: US10699116Application Date: 2003-10-31
-
Publication No.: US07010658B2Publication Date: 2006-03-07
- Inventor: John B. Dillon, deceased
- Applicant: Kevin Donnelly , Mark Johnson , Chanh Tran , Nancy D. Dillon, legal representative
- Applicant Address: US CA Los Altos
- Assignee: Rambus Inc.
- Current Assignee: Rambus Inc.
- Current Assignee Address: US CA Los Altos
- Agency: Vierra Magen Marcus Harmon & DeNiro LLP
- Main IPC: G06F12/00
- IPC: G06F12/00

Abstract:
In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface receives data from a second channel using a third clock signal and transmits data to the second channel using a fourth clock signal. A re-timer re-times data received from the first channel using the first clock signal and retransmits the data to the second channel using the fourth clock signal.
Public/Granted literature
- US20040128460A1 Transceiver with latency alignment circuitry Public/Granted day:2004-07-01
Information query