Invention Grant
US07034606B2 VGA-CTF combination cell for 10 Gb/s serial data receivers 失效
用于10 Gb / s串行数据接收器的VGA-CTF组合单元

VGA-CTF combination cell for 10 Gb/s serial data receivers
Abstract:
An input processing circuit includes a first and second input transistors for receiving a differential pair of first and second input signals, respectively. At least one resistor is coupled between first terminals of the first and second input transistors. The input processing circuit includes a variable gain amplifier (VGA) circuit. At least one first transistor has a gate terminal, and is coupled between the first terminals of the first and second input transistors. At least one second transistor has a gate terminal, and is coupled between the first terminals of the first and second input transistors. A gate switch is coupled to the gate terminal of the at least one second transistor. The at least one first transistor and the at least one second transistor adjust a gain of the input processing circuit in response to a control voltage. The control voltage is applied to the gate terminal of the at least one first transistor, and the control voltage is applied to the gate terminal of the at least one second transistor through the gate switch.
Public/Granted literature
Information query
Patent Agency Ranking
0/0