Invention Grant
US07177225B2 Block redundancy implementation in heirarchical RAM'S 有权
在冗余RAM中的块冗余实现

Block redundancy implementation in heirarchical RAM'S
Abstract:
The present invention relates to a system and method for providing redundancy in a hierarchically memory, by replacing small blocks in such memory. The present invention provides such redundancy (i.e., replaces such small blocks) by either shifting predecoded lines or using a modified shifting predecoder circuit in the local predecoder block. In one embodiment, the hierarchal memory structure includes at least one redundant predecoder adapted to be shifted in for at least one active predecoder of a plurality of predecoders adapted to be shifted out.
Public/Granted literature
Information query
Patent Agency Ranking
0/0