Invention Grant
- Patent Title: Multi-chips module package and manufacturing method thereof
- Patent Title (中): 多芯片模块封装及其制造方法
-
Application No.: US10900089Application Date: 2004-07-28
-
Publication No.: US07221041B2Publication Date: 2007-05-22
- Inventor: Chian-Chi Lin , Chih-Huang Chang
- Applicant: Chian-Chi Lin , Chih-Huang Chang
- Applicant Address: TW Kaoshiung
- Assignee: Advanced Semiconductor Engineering, Inc.
- Current Assignee: Advanced Semiconductor Engineering, Inc.
- Current Assignee Address: TW Kaoshiung
- Agency: Bacon & Thomas, PLLC
- Priority: TW92120716A 20030729
- Main IPC: H01L23/495
- IPC: H01L23/495

Abstract:
A multi-chips module package comprises a lead frame, a first chip, a second chip, a plurality of electrically conductive wires and an encapsulation. The lead frame has a plurality of first leads, second leads and chip pads connecting to the first leads. The first chip is placed on the lead frame and electrically connected to the lead frame through the bumps connecting the bump-bonding pads and the chip pads and the first leads; the second chip is placed over the first chip and electrically connected to the lead frame through the wires connecting the wire-bonding pads to the second leads; and the encapsulation covers the first chip, the second chip, the lead frame, and the wires. In such a manner, it not only reduces the distance of transmitting the electrical signals from chips to the outside but also it can save cost due to the lead frame manufactured by a simple manufacturing processes. In addition, a manufacturing method of the multi-chips module package is provided.
Public/Granted literature
- US20050023667A1 Multi-chips module package and manufacturing method thereof Public/Granted day:2005-02-03
Information query
IPC分类: