- 专利标题: Method and system for mitigating background noise for a Sigma-Delta digital-to-analog converter
-
申请号: US11216292申请日: 2005-08-31
-
公开(公告)号: US07221301B2公开(公告)日: 2007-05-22
- 发明人: Ali Behboodian , Wayne W. Ballantyne , Radu C. Frangopol , Audley F. Patterson
- 申请人: Ali Behboodian , Wayne W. Ballantyne , Radu C. Frangopol , Audley F. Patterson
- 申请人地址: US IL Schaumburg
- 专利权人: Motorola, Inc.
- 当前专利权人: Motorola, Inc.
- 当前专利权人地址: US IL Schaumburg
- 主分类号: H03M1/00
- IPC分类号: H03M1/00
摘要:
A sigma delta digital-to-analog (D/A) converter system (10) includes a summing device (35) at an input of a D/A converter (30), and a low frequency low amplitude wave signal (31) injected at an input of the summing device that remains unfiltered and is used to suppress spurious tone artifacts. The D/A converter system can further include an amplitude control and a frequency control for selectively adjusting the frequency and the amplitude of the low frequency low amplitude wave signal being injected. Note, the low frequency low amplitude repeating wave signal generator can take the form of a digital signal processor (DSP) (37) having the appropriate software to generate such signals.
公开/授权文献
信息查询