Invention Grant
US07265697B2 Decoder of digital-to-analog converter 有权
数模转换器解码器

Decoder of digital-to-analog converter
Abstract:
In a decoder of a digital-to-analog converter, the gamma voltage selection is controlled by a reduced number of NMOS and PMOS transistors according to the characteristic of the NMOS and PMOS transistor, such that the layout area of the switch array is reduced. Moreover, a N-type buried diffusion (BDN) layer and a P-type buried diffusion (BDP) layer are adopted to replace the contacts in the layout of conventional decoder, such that the layout can be simplified and the bump pad pitch thereof can be decreased.
Public/Granted literature
Information query
Patent Agency Ranking
0/0