发明授权
US07279386B2 Method for forming a semiconductor arrangement with gate sidewall spacers of specific dimensions
失效
用于形成具有特定尺寸的栅极侧壁间隔物的半导体装置的方法
- 专利标题: Method for forming a semiconductor arrangement with gate sidewall spacers of specific dimensions
- 专利标题(中): 用于形成具有特定尺寸的栅极侧壁间隔物的半导体装置的方法
-
申请号: US11002586申请日: 2004-12-03
-
公开(公告)号: US07279386B2公开(公告)日: 2007-10-09
- 发明人: Mark C. Kelling , Douglas Bonser , Srikanteswara Dakshina-Murthy , Asuka Nomura
- 申请人: Mark C. Kelling , Douglas Bonser , Srikanteswara Dakshina-Murthy , Asuka Nomura
- 申请人地址: US CA Sunnyvale
- 专利权人: Advanced Micro Devices, Inc.
- 当前专利权人: Advanced Micro Devices, Inc.
- 当前专利权人地址: US CA Sunnyvale
- 代理机构: McDermott Will & Emery
- 主分类号: H01L21/335
- IPC分类号: H01L21/335
摘要:
A method for forming spacers of specific dimensions on a polysilicon gate electrode protects the sidewalls of the polysilicon gate electrode during selective epitaxial growth. The spacers, whether asymmetric or symmetric, are precisely defined by using the same specific exposure tool, such as a 193 nm wavelength step and scan exposure tool, and the same pattern reticle, in both the defining of the polysilicon gate electrode pattern and the pattern spacer, while employing tight alignment specifications.
公开/授权文献
信息查询
IPC分类: