Invention Grant
- Patent Title: Semiconductor integrated circuit device
- Patent Title (中): 半导体集成电路器件
-
Application No.: US11193462Application Date: 2005-08-01
-
Publication No.: US07369454B2Publication Date: 2008-05-06
- Inventor: Hitoshi Shiga
- Applicant: Hitoshi Shiga
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Oblon,Spivak, McClelland, Maier & Neustadt, P.C.
- Priority: JP2005-069152 20050311
- Main IPC: G11C8/00
- IPC: G11C8/00

Abstract:
A semiconductor integrated circuit device comprises several blocks including a word line connected with a memory cell, a row decoder selecting the word line, and a block decoder selecting the block. The block decoder includes a logical address register holding logical block address corresponding to the several blocks and a block status register holding a block status. The block decoder selects a block in which input block address and input block status match with held logical block address and held block status, respectively.
Public/Granted literature
- US20060203596A1 Semiconductor integrated circuit device Public/Granted day:2006-09-14
Information query