发明授权
- 专利标题: Logical operation circuit and logical operation method
- 专利标题(中): 逻辑运算电路及逻辑运算方式
-
申请号: US10502265申请日: 2003-01-22
-
公开(公告)号: US07450412B2公开(公告)日: 2008-11-11
- 发明人: Michitaka Kameyama , Takahiro Hanyu , Hiromitsu Kimura , Yoshikazu Fujimori , Takashi Nakamura , Hidemi Takasu
- 申请人: Michitaka Kameyama , Takahiro Hanyu , Hiromitsu Kimura , Yoshikazu Fujimori , Takashi Nakamura , Hidemi Takasu
- 申请人地址: JP Kyoto
- 专利权人: Rohm Co., Ltd.
- 当前专利权人: Rohm Co., Ltd.
- 当前专利权人地址: JP Kyoto
- 代理机构: Hogan & Hartson LLP
- 优先权: JP2002-018661 20020128
- 国际申请: PCT/JP03/00568 WO 20030122
- 国际公布: WO03/065582 WO 20030807
- 主分类号: G11C11/00
- IPC分类号: G11C11/00
摘要:
To provide a logical operation circuit which can perform a logical operation using a ferroelectric capacitor and a logical operation method. A logical operation circuit 1 has a ferroelectric capacitors CF and a transistor MP. The ferroelectric capacitor CF can retain a polarization state P1 (y=1) or P2 (y=0) corresponding to first operation target data y. In an operation process, a first terminal 3 of the ferroelectric capacitor 1 is precharged to a source potential Vdd, and a potential corresponding to second operation target data x, that is, a ground potential GND (x=1) or the source potential Vdd (x=0), is given to a second terminal 5 of the ferroelectric capacitor via a bit line BL. When the threshold voltage Vth of the transistor MP is set properly, the transistor MP becomes on or off (on, on, on, off) depending on the combination of x and y (0-0, 0-1, 1-0, 1-1).
公开/授权文献
- US20050146922A1 Logical operation circuit and logical operation method 公开/授权日:2005-07-07
信息查询