Invention Grant
US07516307B2 Processor for computing a packed sum of absolute differences and packed multiply-add 有权
用于计算绝对差异和压缩乘积的压缩和的处理器

Processor for computing a packed sum of absolute differences and packed multiply-add
Abstract:
A method and apparatus is disclosed that computes multiple absolute differences from packed data and sums each one of the multiple absolute differences together to produce a result. According to one embodiment, a processor includes a decode unit to decode a packed sum of absolute differences (PSAD) instruction having an opcode format to identify a set of packed data operands. The decode unit initiates a sequence of operations on the set of packed data operands in response to decoding the PSAD instruction. An execution unit performs a first operation of the sequence of operations initiated by the decode logic, and a bus provides the execution unit with the set of packed data operands as identified in accordance with the opcode format.
Information query
Patent Agency Ranking
0/0